

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/765,931	01/19/2001	Vinodha Ramasamy	10005775-1	7462	
7590 11/12/2004 HEWLETT-PACKARD COMPANY			EXAMINER		
			VU, TUAN A		
Intellectual Property Administration P.O. Box 272400		ART UNIT	PAPER NUMBER		
Fort Collins, C	O 80527-2400		2124	• • • • • • • • • • • • • • • • • • • •	
				DATE MAILED: 11/12/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.



		Application No.	Applicant(s)			
Office Action Summary		09/765,931	RAMASAMY ET AL.			
		Examiner	Art Unit			
		Tuan A Vu	2124			
Period f	The MAILING DATE of this communication ap or Reply	ppears on the cover sheet with the	correspondence address			
THE - Extended - If th - If No - Fail Any	HORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION, ensions of time may be available under the provisions of 37 CFR 1. r SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a rep O period for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will, by statut reply received by the Office later than three months after the mailined patent term adjustment. See 37 CFR 1.704(b).	.136(a). In no event, however, may a reply be ply within the statutory minimum of thirty (30) d d will apply and will expire SIX (6) MONTHS fro te, cause the application to become ABANDON	timely filed ays will be considered timely. om the mailing date of this communication. NED (35 U.S.C. § 133).			
Status						
1) 又	Responsive to communication(s) filed on 7/12	2/04.				
_		is action is non-final.				
3)□	·—					
Disposit	tion of Claims					
5)□ 6)⊠	Claim(s) <u>1-15</u> is/are pending in the application 4a) Of the above claim(s) is/are withdra Claim(s) is/are allowed. Claim(s) <u>1-15</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/	awn from consideration.				
Applicat	tion Papers					
9)[The specification is objected to by the Examin	er.				
10)))☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.					
	Applicant may not request that any objection to the	e drawing(s) be held in abeyance. S	see 37 CFR 1.85(a).			
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the E		• • • • • • • • • • • • • • • • • • • •			
Priority	under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document according to the certified copies of the priority document application from the International Bureassee the attached detailed Office action for a list	nts have been received. Its have been received in Application of the contract	ation No ved in this National Stage			
Attachmer	nt(s)					
1) 🛛 Notic	ce of References Cited (PTO-892)	4) 🔲 Interview Summa	ry (PTO-413)			
3) 🔲 Infor	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 er No(s)/Mail Date	Paper No(s)/Mail 5) Notice of Informal 6) Other:	Date Patent Application (PTO-152)			

Art Unit: 2124

DETAILED ACTION

1. This action is responsive to the Applicant's response filed 7/12/2004.

As indicated in Applicant's response, claims 1-3 have been amended; and claims 4-15 added. Claims 1-15 are pending in the office action.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1 are rejected under 35 U.S.C. 103(a) as being unpatentable over Eranian et al., "The Making of Linux / ia64", Internet Systems and Applications Laboratory, August 1999, pp. 1-11, <url://www.hpl.hp.com/techreports/1999/HPL-1999-100.pdf> (hereinafter Eranian), in view of Gillies et al., USPubN: 2002/0083425 (hereinafter Gillies).

As per claim 1, Eranian discloses a method for allocating an N number of registers, comprising:

identifying a first statement allocating registers, the first statement is associated with a block of programming code (e.g. function A, Figure 5, pg. 3 – Note: allocating registers for a function implicitly discloses a block of related programming code);

identifying first parameters used in the first statement (e.g. Inputs, Locals, Outputs, r32...r52, Function A, Fig. 5); and

by using the number N and the first parameters as inputs, generating second parameters for use in a second statement (e.g. B: alloc r32=ar.pfs,5,4,0,0, r32...r41 - Fig. 5, pg. 3 - Note:

Art Unit: 2124

reuse of r32-r37 of statement A is using input of N number of registers and r32-r41 amounts to second parameters being generated) to allocate the N number of registers.

But Eranian does not disclose that allocating N number of registers is for use in code instrumentation of the block of programming code. But Eranian discloses debug and simulation for porting purposes of the architecture of IA-64 kernel (e.g. *simulator*, *debugging*, pg. 4-7; *gdb* – pg. 9, left column), hence has suggested instrumentation of programming code, a concept so well known in the software development and code simulation and testing. Analogous to the modification of register input to provide increased output registers as by Eranian, Gillies discloses modification of the number of original registers are allowing additional registers to be available for code instrumentation (e.g. Fig. 2-4, 8-9). It would have been obvious for one of ordinary skill in the art at the time the invention was made to implement the register allocation techniques by Eranian so that it be used for code instrumentation as taught by Gillies because instrumenting with register modification instruction would dynamically enhance the register allocation for better accommodating to demand incurred during the process complex operations such as those susceptible to temporary storage, speculative execution or exception (see Gillies BACKGROUND).

As per claim 2, Eranian discloses first and second parameters including I registers, L registers and O registers (Fig. 5, pg. 3)

As per claim 3, Eranian disclose modifying O from the 1st parameters to yield O for the 2nd parameters (e.g. outputs from function A and combined output from B – Fig. 5, pg. 3)

As per claim 4, Eranian discloses second parameters comprise using N and O of the first input parameters in generating the O parameters for the second parameters (Fig. 5, pg.3 – Note:

Art Unit: 2124

function A call *output parameters* r47-r52 matching with *Input parameters* r32-r36 of the Output of the B call is equivalent to using the O of the first parameters, while r37-r41 in B output is the equivalent of N from the 1st parameters so that O from B is the combined O and N from the 1st parameters)

As per claim 5, Eranian discloses O of the 2nd parameters being N plus O from the first parameters (see Note of claim 4 above)

As per claim 6, this is a computer-readable medium version of method claim 1; hence is rejected using the corresponding rejections as set forth in claim 1.

As per claims 7-10, these claims correspond to claims 2-5 respectively; and are rejected with the corresponding rejection as set forth therein.

As per claim 11, this is a means plus function system version of method claim 1; hence is rejected using the corresponding rejections as set forth in claim 1.

As per claims 12-15, these claims correspond to claims 2-5 respectively; and are rejected with the corresponding rejection as set forth therein.

Response to Arguments

4. Applicant's arguments with respect to claims 1-3 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2124

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan A Vu whose telephone number is (571) 272-3735. The examiner can normally be reached on 8AM-4:30PM/Mon-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kakali Chaki can be reached on (571) 272-3719.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 872-9306 (for formal communications intended for entry)

or: (703) 746-8734 (for informal or draft communications, please consult Examiner before using this number)

Art Unit: 2124

Page 6

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

VAT November 2, 2004

> KAKALI CHAKI SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100